

Power Management and USB Single Chip

Check for Samples: [TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html#samples)

- - **³ Step-Down Converters: APPLICATIONS Up to 1.2 ^A of output current for VDD1**
		- **Mobile phones and smart phones TPS65921B supports VDD1 up to 1.2 A**
		- **MP3 players TPS65921B1 supports VDD1 up to 1.4 A (necessary for 1-GHz operation)**
	- **SmartReflex**™ **dynamic voltage E-Books**
	- **3.2 MHz fixed frequency operation**
	- **^VIN range from 2.7 to 4.5 ^V DESCRIPTION**
	-
- -
	-
	-
	-
-
- -
	-
	-
- -
	-
	- **12-bit ULPI 1.1** charge pump (CP). **interface**
	-
- - **²C**™ **interface**
	- **All resource configurable by I**
-
-
- inputs. **Hot-die, thermal shutdown protection**

¹FEATURES • µ***BGA 120 balls ZQZ**

-
-
-
-
- **management OMAP**™ **and low power DSP supply**

– **Typical 30** µ**A quiescent per converter** The TPS65921 device is a highly integrated power-management circuit (IC) that supports the • **⁴ general-purpose configurable LDOs:** power and peripheral requirements of the OMAP – **Dynamic voltage scaling** application processors. The device contains power management, a universal serial bus (USB) $-$ **V_{IN} range from 2.7 to 4.5 V IN** *nigh-speed* (HS) transceiver, an analog-to-digital converter (ADC), a real-time clock (RTC), a keypad – **2 LDOs with low noise and high PSRR** interface, and an embedded power control (EPC). **RTC with alarm wake up mechanism**
The power portion of the device contains three buck
Converters two controllable by a dedicated • **Clock management** converters, two controllable by a dedicated – **32-kHz crystal oscillator** SmartReflex™ class-3 interface, multiple low-dropout – **Clock slicer for 26, 19.2, and 38.4 MHz** (LDO) regulators, an EPC to manage the Power-sequencing requirements of OMAP, and an – **HF clock output buffer RTC** module. The USB module provides a HS 2.0 **USB:** • **USB:** transceiver suitable for direct connection to the – **USB HS 2.0 transceiver** OMAP universal transceiver macrocell interface – **USB 1.3 OTG-compliant** (UTMI) + low pin interface (ULPI) with an integrated

– **USB power supply (5-V CP for VBUS)** The device also provides auxiliary modules: ADC, • **Control** keypad interface, and general-purpose inputs/outputs (GPIOs) muxed with the JTAG functions. The keypad interface implements a built-in scanning algorithm to **²^C** decode hardware-based key presses and to reduce • **Keypad interface up to 8** × **8** software use, with multiple additional GPIOs that can be used as interrupts when they are configured as

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.

(2) The product will have negligible reliability impact if voltage spikes of 5.2 V occur for a total (cumulative over lifetime) duration of 10 milliseconds.

(3) Excepts VBAT input pads and VBUS pad.

(4) Supply equals the reference level of each pin.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

(1) Bypass input maximum voltage is the same as the maximum voltage provided for the I/O interface (IO.1P8V).

RECOMMENDED OPERATING CONDITIONS (continued)

over operating free-air temperature range (unless otherwise noted)

(2) Nominal load capacitor on each oscillator input defined as CXIN = CXOUT = Cosc × 2 – (Cint + Cpin). Cosc is the load capacitor defined in the crystal oscillator specification, Cint is the internal capacitor, and Cpin is the parallel input capacitor.

(3) The crystal motional resistance Rm relates to the equivalent series resistance (ESR) by the following formula:

2

2

$$
ESR = R_m \left(1 + \frac{C_0}{C_L} \right)^2
$$

Measured with the load capacitance specified by the crystal manufacturer. In fact, if CXIN = CXOUT = 10 pF, then CL = 5 pF. Parasitic capacitance from the package and board must also be considered.

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

EXAS STRUMENTS

RECOMMENDED OPERATING CONDITIONS (continued)

over operating free-air temperature range (unless otherwise noted)

(4) For TPS65921B1, in case of OMAP frequency ≥ 1 GHz, replace 10-µF capacitor on VDD1.OUT by two 22-µF capacitors. One capacitor must be placed near the PMIC and one near the OMAP device.

ELECTRICAL CHARACTERISTICS

CRYSTAL OSCILLATOR

When selecting a crystal, the system designer must consider the temperature and aging characteristics of a crystal versus the user environment and expected lifetime of the system. The following table lists the switching characteristics of the oscillator.

PARAMETER	MIN	TYP	MAX	UNIT
Crystal: Internal capacitor on each input (Cint)		10	12	рF
Crystal: Parallel input capacitance (Cpin)			1.0	
Parallel resonance crystal frequency		32.768		kHz
Pin-to-pin capacitance		1.6	1.8	

Table 1. Base Oscillator Switching Characteristics

Table 1. Base Oscillator Switching Characteristics (continued)

CLOCK SLICER

(1) Bypass input maximum voltage is the same as the maximum voltage provided for the I/O interface.

32KCLKOUT OUTPUT CLOCK

(1) The output voltage depends on output reference level which is IO.1P8.

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

The following table details the output clock timing characteristics. The following figure shows the 32KCLKOUT output clock waveform.

(1) The output capacitive load is equivalent to 30 pF.

Figure 1. 32KCLKOUT Output Clock

HFCLKOUT OUTPUT CLOCK

The following table summarizes the HFCLKOUT output clock electrical characteristics.

Table 2. HFCLKOUT Output Clock Electrical Characteristics

(1) The output voltage depends on output reference level which is IO.1P8.

The following table details the HFCLKOUT output clock timing characteristics.

Table 3. HFCLKOUT Output Clock Switching Characteristics

⁽¹⁾ Low drive: MISC_CFG[CLK_HF_DRV] = 0 (default) High drive: MISC_CFG[CLK_HF_DRV] = 1

Table 3. HFCLKOUT Output Clock Switching Characteristics (continued)

[Figure](#page-6-0) 2 shows the HFCLKOUT output clock waveform.

Figure 2. HFCLKOUT Output Clock

[Figure](#page-6-1) 3 shows the 32KCLKOUT and HFCLKOUT clock stabilization time.

A. Tstartup, Delay1, Delay2, and Delay3 depend on the boot mode (See Power timing chapter).

Figure 3. 32KCLKOUT and HFCLKOUT Clock Stabilization Time

Figure 4. HFCLKOUT Behavior

VDD1 DCDC CONVERTER

(1) Accuracy includes all variations (line and load regulations, line and load transients, temperature, and process).

(2) VBAT = 3.6 V, VDD1 = 1.2 V, Fs = 3.2 MHz, L = 1 μH, L_{DCR} = 100 mΩ, C = 10 μF, ESR = 10 mΩ

(3) For negative transient load, the output voltage must discharge completely and settle to its final value within 100 ms. Transient load is specified at Vout max with a ±50% external capacitor accuracy and includes temperature and procress variation.

(4) Load current varies proportional to the output voltage. The slew rate is for increasing and decreasing voltages and the load current is 1.1 A.

VDD2 DCDC CONVERTER

(1) Accuracy includes all variations (line and load regulations, line and load transients, temperature, and process).

(2) VBAT = 3.8 V, VDD1 = 1.3 V, Fs = 3.2 MHz, L = 1 μ H, L_{DCR} = 100 mΩ, C = 10 μ F, ESR = 10 mΩ

(3) Output voltage must be able to discharge the load current completely and settle to its final value within 100 μs.

(4) Load current varies proportional to the output voltage. The slew rate is for increasing and decreasing voltages and the load current is 1.1 A.

VIO DCDC CONVERTER

(1) This voltage is tuned according to the platform and transient requirements.

(2) VBAT = 3.8 V, VIO = 1.8 V, Fs = 3.2 MHz, L = 1 μH, LDCR = 100 mΩ, C = 10 μF, ESR = 10 mΩ

VMMC1 LOW DROPOUT REGULATOR

(1) For nominal output voltage

EXAS ISTRUMENTS

VDAC LOW DROPOUT REGULATOR

(1) For nominal output voltage

VAUX2 LOW DROPOUT REGULATOR

(1) For nominal output voltage

VPLL1 LOW DROPOUT REGULATOR

(1) For nominal output voltage

INTERNAL LDOS

Internal LDOs (except USBCP, which is a boost) are described in following table.

VOLTAGE REFERENCES

BATTERY THRESHOLD LEVELS(1)

(1) Backup ball must always be tied to ground.

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

POWER CONSUMPTION

The typical power consumption is obtained in the nominal operating conditions and with the TPS65921 standalone.

USB CHARGE PUMP

HOT-DIE DETECTION AND THERMAL SHUTDOWN

(1) The minimum/maximum range is ±5%

USB

LS/FS SINGLE-ENDED RECEIVERS

LS/FS DIFFERENTIAL RECEIVER

LS/FS TRANSMITTER

Copyright © 2010–2011, Texas Instruments Incorporated 17

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

FS TRANSMITTER

HS DIFFERENTIAL RECEIVER

HS TRANSMITTER

UART TRANSCEIVER

PULLUP/PULLDOWN RESISTORS

OTG VBUS

OTG ID

USB CHARGER DETECTION

Table 5. Currents

Table 6. Resistances

Table 7. USB Charger Detection (Wait and Debounce Timing)

(1) Note: LS Device mode not supported

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

ISTRUMENTS

Texas

MADC

MADC Analog Input Range and Prescaler Ratio

(1) General-purpose input has to be tied to ground when TPS65921 internal power supply (VINTANA1) is off.

(2) Tolerance for resistors-type (PL_VHSR): ±19%

(3) Tolerance for resistors-type (PL_HR): ±12%

The table below summarizes the sequence conversion timing characteristics. [Figure](#page-22-0) 5 shows one conversion sequence general timing diagram.

(1) General-purpose input ADCIN0 must be tied to ground when TPS65921 internal power supplies (VINTANA1) is off.

(2) Total Sequence Conversion Time General Formula: Tstart + N × (1 + Tsettling + Tadc + Tcapture) + Tstop.

This table is illustrated in [Figure](#page-22-0) 5. The Busy parameter indicates that a conversion sequence is running, and the channel N result register parameter corresponds to the result register of RT/GP selected channel.

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

MADC Power Consumption

(1) The consumption is given in stand-alone mode.

TPS65921 INTERFACE TARGET FREQUENCIES

Table below assumes testing over the recommended operating conditions.

I ²C Timing

The TPS65921 provides two I²C HS slave interfaces (one for general-purpose and one for SmartReflex). These interfaces support the standard mode (100 kbps), fast mode (400 kbps), and HS mode (3.5 Mbps). The general-purpose l²C module embeds four different slave hard-coded addresses (ID1 = 48h, ID2 = 49h, ID3 = 4 Ah, and ID4 = 4Bh). The SmartReflex 1^2 C module uses one slave hard-coded address (ID5). The master mode is not supported.

[Table](#page-24-0) 8 and [Table](#page-24-1) 9 assume testing over the recommended operating conditions.

Figure 6. I ²C Interface—**Transmit and Receive in Slave Mode**

Table 8. I ²C Interface Timing Requirements(1)(2)

(1) The input timing requirements are given by considering a rising or falling time of: 80 ns in high-speed mode (3.4 Mbits/s) 300 ns in fast-speed mode (400 Kbits/s) 1000 ns in standard mode (100 Kbits/s) (2) SDA is equal to I2C.SR.SDA or I2C.CNTL.SDA

SCL is equal to I2C.SR.SCL or I2C.CNTL.SCL

Table 9. I ²C Interface Switching Requirements(1)(2)

(1) The capacitive load is equivalent to: pF in high-speed mode (3.4 Mbits/s) pF in fast-speed mode (400 Kbits/s) pF in standard mode (100 Kbits/s)

(2) SDA is equal to I2C.SR.SDA or I2C.CNTL.SDA SCL is equal to I2C.SR.SCL or I2C.CNTL.SCL

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

JTAG INTERFACES

[Table](#page-25-0) 10 and [Table](#page-26-0) 11 assume testing over the recommended operating conditions.

The input timing requirements are given by considering a rising or falling edge of 7 ns.

JTAG Interface Timing Requirements

Table 10. JTAG Interface Timing Requirements

(1) P = JTAG.TCK clock period

The capacitive load is equivalent to 35 pF.

JTAG Interface Switching Characteristics

Table 11. JTAG Interface Switching Characteristics

(1) P = JTAG.TCK clock period

Debouncing Time

Debounce times are listed in [Table](#page-26-1) 12.

JL5 $\begin{array}{|l|l|}\n\hline\n\text{tsu(TMSV-TCKH)} & \text{Setup time, JTAG.TMS valid before} \\
\hline\n\end{array}$ a ns

JL6 $t_{h(TMSV-TCKH)}$ Hold time, JTAG.TMS valid after $\begin{array}{|l|l|}\n\hline\n\end{array}$ 5 $\begin{array}{|l|l|}\n\hline\n\end{array}$ ns

(1) Programmable in the VBUS_DEBOUNCE register.

(2) Programmable in the ID_DEBOUNCE register.

(3) Programmable in the RESERVED_E[2:0] CFG_VBUSDEB register

(4) The PWRON signal is debounced 1024 × CLK32K (maximum 1026 × CLK32K) falling edge in master mode.

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

DEVICE INFORMATION

[Figure](#page-27-0) 8 shows the ball locations for the 120-ball plastic ball grid array (PBGA) package and is used in conjunction with ball description to locate signal names and ball grid numbers.

Bottom View

SWCS048-008

Figure 8. PBGA Bottom View

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

www.ti.com SWCS048E –MARCH 2010–REVISED MAY 2011

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

SWCS048-009

Figure 9. Ball Placement (Top View)

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

www.ti.com SWCS048E –MARCH 2010–REVISED MAY 2011

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

DETAILED DESCRIPTION

CLOCK SYSTEM

[Figure](#page-33-0) 11 shows the TPS65921 clock overview.

Figure 11. TPS65921 Clock Overview

The TPS65921 accepts two sources of high-stability clock signals:

- 32KXIN/32KXOUT: on-board 32-kHz crystal oscillator (optionally, an external 32-kHz input clock can be provided)
- HFCLKIN: an external high-frequency clock (19.2, 26, or 38.4 MHz)

The TPS65921 has the capability to provide:

- 32KCLKOUT digital output clock
- HFCLKOUT digital output clock with the same frequency as HFCLKIN input clock

32-kHz OSCILLATOR

It is possible to use the 32-kHz input clock with either an external crystal or clock source. There are four configuration, one with the external crystal and three without.

- An external 32.768-kHz crystal connected on the 32KXIN / 32KXOUT balls. This configuration is available for the master mode only.
- A square- or sine-wave input can be applied to the 32KXIN pin with amplitude of 1.85 or 1.8 V. The 32KXOUT pin can be driven to a dc value of the square- or sine-wave amplitude divided by 2. This configuration is recommended if a large load is applied on the 32KXOUT pin.
- A square- or sine-wave input can be applied to the 32KXIN pin with amplitude of 1.85 or 1.8 V. The 32KXOUT pin can be left floating. This configuration is used if no charge is applied on the 32KXOUT pin.
- The oscillator is in bypass mode and a square-wave input can be applied to the 32KXIN pin with amplitude of 1.8 V. The 32KXOUT pin can be left floating. This configuration is used if the oscillator is in bypass mode (default configuration in Slave mode).

[Figure](#page-34-0) 12 shows the block diagram for the 32.768-kHz clock output.

Figure 12. 32.768-kHz Clock Output Block Diagram

The TPS65921 device has an internal 32.768-kHz oscillator connected to an external 32.768-kHz crystal through the 32KXIN/32KXOUT balls or an external digital 32.768-kHz clock through the 32KXIN input (see [Figure](#page-34-0) 12). The TPS65921 device also generates a 32.768-kHz digital clock through the 32KCLKOUT pin and can broadcast it externally to the application processor or any other devices. The 32KCLKOUT clock is broadcast by default in the TPS65921 active mode but can be disabled if it is not used.

The 32.768-kHz clock (or signal) is also used to clock the RTC (real-time clock) embedded in the TPS65921. The RTC is not enabled by default. It is up to the host processor to set the correct date and time and to enable the RTC functionality.

The 32KCLKOUT output buffer can drive several devices (up to 40-pF load). At start-up, the 32.768-kHz output clock (32KCLKOUT) must be stabilized (frequency/duty cycle) prior to the signal output. Depending on the start-up condition, this may delay the start-up sequence.

CLOCK SLICER

[Figure](#page-34-1) 13 shows the clock slicer block diagram.

Figure 13. Clock Slicer Block Diagram

The clock slicer is disabled by default and enabled when the CLKEN pad is high. The slicer transforms the HFCLKIN clock input signal into a squared clock signal used internally by the TPS65921 device and also outputs it for external use. The HFCLKIN input signal can be:

- A sinusoid with peak-to-peak amplitude varying from 0.3 to 1.45 V
- A square clock signal of amplitude 1.85 V maximum. In the case of a square clock signal, the slicer is configured in bypass or power-down mode. If a square-wave input clock is provided, it is recommended to switch the block to bypass mode when possible to avoid loading the clock.

The HFCLKIN input clock frequency must be 19.2, 26, or 38.4 MHz.

Four different modes are programmable by register. By default, the slicer is in high-performance application mode:

- Bypass mode (BP): In BP mode, which overrides all the other modes, the input signal is directly connected to the output through some buffers. The input is a rail-to-rail square wave.
- Power-down mode (PD): During PD mode, the cell does not consume any current if bypass mode is not active.
- Low-power application mode (LP): In LP mode, the input sine wave is converted to a CMOS signal (square wave) with low power consumption.
- High-performance application mode (HP): In HP mode, the input sine wave is converted to a CMOS signal (square wave). It has lower duty cycle degradation and lower input-to-output delay in comparison to the low-power mode, but it consumes more current. The drive of the squaring inverter is increased by connecting additional inverters in parallel. Details can be found in the clock slicer electrical characteristics table.

[Figure](#page-35-0) 14 shows the HFCLKIN clock distribution.

Figure 14. HFCLKIN Clock Distribution

When a device needs a clock signal other than 32.768 kHz, it makes a clock request and activates the CLKREQ pin. As a result, the TPS65921 device immediately sets CLKEN to 1 to warn the clock provider in the system

about the clock request and starts a timer (maximum of 10 ms and uses the 32.768-kHz clock). Once the timer expires, the TPS65921 device opens a gated clock, the timer automatically reloads the defined value and a high-frequency output clock signal is available through the HFCLKOUT pin. The output drive of HFCLKOUT is programmable (low drive (MISC_CFG[CLK_HF_DRV] = 0) maximum load 20 pF, high drive (MISC_CFG[CLK_HF_DRV] = 1) maximum load 30 pF), by default it is programmed to support Low Drive.

CLKREQ, when enabled, has a weak pulldown resistor to support the wired-OR clock request.

[Figure](#page-36-0) 15 shows an example of the wired-OR clock request.

Figure 15. Example of Wired-OR Clock Request

The timer default value must be the worst case (10 ms) for the clock providers. For legacy or workaround support, the NSLEEP1 signal can also be used as a clock request even if it is not its primary goal. By default, this feature is disabled and must be enabled individually by setting the register bits associated with each signal.

POWER PATH

Step-Down Converters

Depending on the system requirements, and also to optimize mean consumption, three operating modes are allowed for each step-down converter:

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

- Off/power-down mode: Output voltage is not maintained, and power consumption is null
- Active: DCDC can deliver its nominal output voltage with a full load current capability.
- Sleep: The nominal output voltage is maintained with low power consumption, but also with a low load-current capability.

The SMPS operates with three modulation schemes:

- Light pulse frequency modulation (PFM)
- Pulse skipping mode (PSM)
- Continuous pulse-width modulation (PWM)

Each DCDC, all of which have the same electrical characteristics, has an integrated RC oscillator. The use of these RC oscillators is configurable through register bits, and by default the RC oscillator of VDD1 is used for all DCDC.

LDO

The VPLL1 programmable LDO regulator is high-PSRR, low-noise, linear regulator used for the host processor PLL supply.

The VDAC programmable LDO regulator is a high-PSRR, low-noise, linear regulator that powers the host processor dual-video DAC. It is controllable with registers through I²C and can be powered down.

The VMMC1 LDO regulator is a programmable linear voltage converter that powers the MMC slot. It includes a discharge resistor and over-current protection (short circuit). This LDO regulator can also be turned off automatically when the MMC card extraction is detected (through one dedicated GPIO). The VMMC1 LDO can be powered through an independent supply other than the battery; for example, a charge pump. In this case, the input from the VMMC1 LDO can possibly be higher than the battery voltage.

The VAUX2 general-purpose LDO regulator powers the auxiliary devices.

The VRRTC voltage regulator is a programmable, LDO, linear voltage regulator supplying (1.5 V) the embedded RTC (32.768-kHz oscillator) and dedicated I/Os of the digital host counterpart. The VRRTC regulator is also the supply voltage of the power-management digital state-machine. The VRRTC regulator is supplied from the UPR line, switched on by the main battery. The VRRTC output is present as long as a valid energy source is present. The VRRTC line is supplied by an LDO when VBAT > 2.7 V, and a clamp circuit when VBAT < 2.7 V.

The VINTDIG LDO regulator supplies the TPS65921 digital blocks.

To supply the TPS65921 analog blocks, there are two LDOs: VINTANA1 (1.5 V) and VINTANA2 (2.75 V/2.5 V). The 2.5-V setting is selected when the battery voltage falls below 3.0 V.

The VUSB3V1 internal LDO regulator powers the USB PHY, charger detection, and OTG of the USB subchip inside the TPS65921 device.

It can take its power from two possible sources:

- VBAT.USB (only for high battery voltages)
- VBUS (only in low-power mode)

See Charge-pump section for more details.

The USB standard requires data lines to be biased with pullups biased from a > 3.0 V supply, USB PHY cannot directly operate from VBAT.USB for battery voltages lower than 3.3 V.

In such case, VBUS should be supplied by a boosted voltage to ensure enough overhead for USB LDO operation. An internal charge pump (whose output is connected to VBUS) can be used for this purpose.

To select between these two power sources, a power mux is connected to the VUSB3V1 LDO supply.

The VUSB1V8 and VUSB1V5 internal LDO regulators power the USB subchip inside the TPS65921 device.

The short-circuit current for the LDOs and DCDCs in the TPS65921 device is approximately twice the maximum load current. In certain cases when the output of the block is shorted to ground, the power dissipation can exceed the 1.2 W requirement if no action is taken. A short-circuit protection scheme is included in the TPS65921 device to ensure that if the output of an LDO or DCDC is short-circuited, then the power dissipation does not exceed the 1.2 W level.

The three USB LDOs VUSB3V1, VUSB1V8, and VUSB1V5 are included in this short circuit protection scheme which monitors the LDO output voltage at a frequency of 1 Hz, and generates an interrupt when a short circuit is detected.

The scheme compares the LDO output voltage to a reference voltage and detects a short circuit if the LDO voltage drops below this reference value (0.5 V or 0.75 V programmable). In the case of the VUSB3V1 and VUSB1V8 LDOs, the reference is compared with a divided down voltage (1.5 V typical).

If a short circuit is detected on VUSB3V1, then the power subchip FSM switches this LDO to sleep-mode.

If a short circuit is detected on VUSB1V8 or VUSB1V5, then the power subchip FSM switches the relevant LDO off.

Power Reference

The bandgap voltage reference is filtered (RC filter), using an external capacitor connected across the VREF output and an analog ground (REFGND). The VREF voltage is scaled, distributed, and buffered inside the device. The bandgap is started in fast mode (not filtered) and is set automatically by the power state-machine in slow mode (filtered, less noisy) after switch on.

Power Use Cases

The TPS65921 device has two modes:

- Master: The TPS65921 device decides to power up or down the system and control the other power ICs in the system with the SYSEN output.
- Slave: The TPS65921 device is controlled by another power IC with a digital signal on the PWRON input. There is no battery management in slave mode.

The modes corresponding to BOOT0–BOOT1 combination value are:

(1) Boot mode for OMAP3430 is c021 Master boot mode.

Process modes define:

- The boot voltage for the host core
- The boot sequence associated with the process
- The DVFS protocol associated with the process

Regulator states depending on use cases:

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

Power Timing

Sequence start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in [Figure](#page-39-0) 16.

Sequence start timing depends on the TPS65921 starting event. If the starting event is:

- Main battery insertion, event time is 1.126 ms (time to set up internal LDO and relax internal reset)
- VBUS insertion, event time is 25 cycles of 32k

Figure 16. Timings Before Sequence Start

Switch On In MASTER_C021_GENERIC Mode

[Figure](#page-40-0) 17 describes the timing and control that must occur in Master C021 Generic mode. Sequence Start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in [Figure](#page-39-0) 16.

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

www.ti.com SWCS048E – MARCH 2010–REVISED MAY 2011

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

Switch On In SLAVE_C021_GENERIC Mode

[Figure](#page-41-0) 18 describes the timing and control that must occur in Slave_C021_Generic mode. Sequence_Start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in [Figure](#page-39-0) 16.

Figure 18. Timings—**Switch On in Slave_C021_Generic Model**

Switch-Off Sequence

This section describes the signal behavior required to switch off the system.

Switch-Off Sequence In Master Modes

[Figure](#page-42-0) 19 describes the timing and control that occur during the switch-off sequence in master modes.

NOTE: All of the above timings are the typical values with the default setup (depending on the resynchronization between power domains, state machinery priority, etc.).

Figure 19. Switch-Off Sequence in Master Modes

In case the value of the HF clock is different from 19.2 MHz (with HFCLK_FREQ bit field values set accordingly inside the CFG_BOOT register), then the delay between DEVOFF and inside the CFG_BOOT register), then the delay between DEVOFF and NRESPWRON/CLK32KOUT/SYSEN/HFCLKOUT is divided by 2 (meaning around 9 μs). This is due to the internal frequency used by POWER STM switching from 3 MHz to 1.5 MHz in case the value of the HF clock is 19.2 MHz.

The DEVOFF event is the PWRON falling edge in slave mode and the DEVOFF internal register write in master mode.

Switch-Off Sequence in Slave Mode

[Figure](#page-43-0) 20 describes the timing and control that occur during the switch off-sequence in slave mode.

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

power domains, state machinery priority, etc.). If necessary, the 6-ms period to maintain VIO and 32KXIN after PWRON goes low can be reduced to 150 μs.

Figure 20. Switch-Off Sequence in Slave Mode

In case the value of the HF clock is different from 19.2 MHz (with HFCLK_FREQ bit field values set accordingly inside the CFG_BOOT register), then the delay between DEVOFF and NRESPWRON/CLK32KOUT/ SYSEN/HFCLKOUT is divided by 2 (meaning around 9 μs). This is due to the internal frequency used by POWER STM switching from 3 MHz into 1.5 MHz in case the value of the HF clock is 19.2 MHz.

Charge Pump

The charge pump generates a 5.0-V (nominal) power supply voltage from battery to the VBUS CP.OUT/VUSB.IN pin. The input voltage range is 2.7 to 4.5 V for the battery voltage. The charge pump operating frequency is 1 MHz.

The charge pump tolerates 6 V on VBUS when it is in power down mode. The charge pump integrates a short-circuit current limitation at 450 mA.

[Figure](#page-44-0) 21 shows the charge pump.

Figure 21. General Overview of the Charge Pump and Its Interfaces

It can be used to supply USB 3.1 V LDO when battery voltage is lower than this LDO VBATmin voltage (see electrical characteristics).

USB Transceiver

The TPS65921 device includes a USB OTG transceiver that support USB 480 Mbps HS, 12 Mbps FS, and USB 1.5 Mbps LS through a 4-pin UTMI+ ULPI.

It also includes a module covering Battery Charging Specification v1.0. [Figure](#page-44-1) 22 shows the USB 2.0 PHY highlight block diagram.

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

Texas **INSTRUMENTS**

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

[Figure](#page-45-0) 23 shows the USB system application schematic.

Figure 23. USB System Application Schematic

PHY

The PHY is the physical signaling layer of the USB 2.0. It contains all the drivers and receivers required for physical data and protocol signaling on the DP and DM lines.

The PHY interfaces to the USB controller through a standard digital interface called the universal transceiver macro cell interface (UTMI).

The transmitters and receivers inside the PHY are classified into two main classes:

- The FS and LS transceivers. These are the legacy USB1.x transceivers.
- The HS transceivers

To bias the transistors and run the logic, the PHY also contains reference generation circuitry consisting of:

- A DPLL, which does a frequency multiplication to achieve the 480-MHz low-jitter lock necessary for USB, and also the clock required for the switched capacitor resistance block.
- A switched capacitor resistance block used to replicate an external resistor on chip.

Built-in pullup and pulldown resistors are used as part of the protocol signaling.

Apart from this, the PHY also contains circuitry that protects it from an accidental 5 V short on the DP and DM lines.

LS/FS Single-Ended Receivers

In addition to the differential receiver, there is a single-ended receiver (SE–, SE+) for each of the two data lines D+/–. The main purpose of the single-ended receivers is to qualify the D+ and D– signals in the FS/LS modes of operation.

LS/FS Differential Receiver

A differential input receiver (RX) retrieves the LS/FS differential data signaling. The differential voltage on the line is converted into digital data by a differential comparator on DP/DM. This data is then sent to a clock and data recovery circuit, which recovers the clock from the data. In an additional serial mode, the differential data is directly output on the RXRCV pin.

LS/FS Transmitter

The USB transceiver (TX) uses a differential output driver to drive the USB data signal D+/– onto the USB cable. The outputs of the driver support 3-state operation to achieve bidirectional half-duplex transactions.

HS Differential Receiver

The HS receiver consists of the following blocks:

- A differential input comparator to receive the serial data
- A squelch detector to qualify the received data
- An oversampler-based clock data recovery scheme followed by a NRZI decoder, bit unstuffing, and serial-to-parallel converter to generate the UTMI DATAOUT

HS Differential Transmitter

The HS transmitter is always operated on the UTMI parallel interface. The parallel data on the interface is serialized, bit-stuffed, NRZI-encoded, and transmitted as a DC output current on DP or DM depending on the data. Each line has an effective 22.5- Ω load to ground, which generates the voltage levels for signaling.

A disconnect detector is also part of the HS transmitter. A disconnect on the far end of the cable causes the impedance seen by the transmitter to double, thereby doubling the differential amplitude seen on the DP and DM lines.

UART Transceiver

In this mode, the ULPI data bus is redefined as a 2-pin UART interface, which exchanges data through a direct access to the FS/LS analog transmitter and receiver.

Figure 24. USB UART Data Flow

The OTG block integrates three main functions:

- The USB plug detection function on VBUS and ID
- The ID resistor detection
- The VBUS level detection

CHARGER DETECTION

To support Battery Charging Specification v1.1 [BCS v1.1], a charger detection module is included in the TPS65921 USB module.

The detection mechanism aims distinguishing several types of power sources that can be connected on VBUS line:

- Dedicated charger port
- Standard host port
- Charging host port

[TPS65921](http://focus.ti.com/docs/prod/folders/print/tps65921.html)

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

The hardware includes:

- A dedicated voltage referenced pullup on DP line
- A dedicated current controlled pulldown on DM line
- A detection comparator on DM line
- A control/detection state-machine including timers

Additional circuitry is added on DP/DM respectively for data line symmetry (required for HS operation) and for possible future extension

ID pin status detection (as defined per OTG v1.3 standard) and DP/DM single-ended receivers (as defined per USB v2.0 standard) are also used to determine the type of device plugged on the USB connector.

For details on the detection mechanism, refer to [BCS v1.1] (1).

The charging detection feature has two modes (description of each mode follows):

- 1. Software CTL mode: Software has direct control of current source and USB charger detection comparator on DP/DM (enabled when USB_SW_CTRL_EN=1) using USB_CHRG_CTRL registers bits.
- 2. Software FSM mode: Software can start and stop USB charger detection state-machine.

For both modes, DPPULLDOWN and DMPULLDOWN bits in OTG_CTRL register are 1 by default. This can cause errors in charger detection. Therefore, both bits must be cleared to 0 before software begins charger detection sequence.

1- Software CTL Mode (Manual detection):

When in this mode the charger detection circuitry is fully under control of software. Refer to POWER_CONTROL

register bits as to how to control the detection circuitry. register bits as to how to control the detection circuitry. Conditions:

- The TPS65921 device is powered and is in active mode.
- $USB_SW_CHRG_CTRL_EN = 1$, register bit set by the software
- USB CHG DET EN SW = 1, register bit set by the software

Control the USB_SW_CHRF_CTRL register to achieve charger detection.

2- Software FSM Mode (Automatic detection):

The TPS65921 also supports automated battery charger detection through the USB battery charger detection FSM in [Figure](#page-48-0) 25 while the chip is in active mode. This mode is set by software using the SW_USB_DET bit. When in this mode, the automated charger detection finite state-machine (FSM) is enabled. Refer to the state-machine **diagram** diagram for the details. Conditions:

- The TPS65921 device is powered and is in active mode.
- USB HW CHRG DET $EN = 1$

See the Register Map for more details.

The TPS65921 device also supports automated data contact detection in the FSM through the DATA_CONTACT_DET_EN bit which should be set at the same time as SW_USB_DET above, before setting SW CONTROL bit. This enables a block of the FSM, which performs data contact detect for a maximum of DCD TIMEOUT before automatically skipping to charger detection.

See [Figure](#page-48-0) 25,USB Battery Charger FSM, for details of how context is stored if SW_CONTROL bit is set while in software FSM mode.

Figure 25. USB Battery Charger Detection FSM

USB charger detection status bit definition:

- USBVBUS_PRES: Detect presence of valid VBUS. Comparator output is debounced for DEBVBUS_TIME (minimum 10 ms) on CKCHG and generates a USB_P signal. USB_P is computed only if a battery presence is detected.
- USBCHRG_PRES: Detect presence of USB charger on DP/DM. The feature is enabled through the USB_DET_EN signal, then USBPHY performs checks on DP/DM and return status USB_DET_RESULT:
	- 1 : USB 500-mA charger is detected.
	- 0 : USB 100-mA charger is detected.

- USB_DET_STATUS: 500-mA/100-mA USB charger detect presence comparator output is debounced during DEBUSBCHG_TIME (minimum 20 ms) on CKCHG, debounced signal is USB_DET_RESULT (set to 1 in case of 500-mA charger)
- Two signals are the result of the charger detection state machine:
	- USB100_P: Valid 100-mA charger (VBUS supplier) is detected.
	- USB500_P: Valid 500-mA charger (USB charger) is detected.

USB Battery Charger FSM

The FSM uses the control signals CHGDCTRL[6:0] described below to control and observe battery charger detection.

When the SW_CONTROL bit is set to 1, the current context of the FSM and the state of charger detection is latched in POWER_CONTROL register bits HWDETECT, DP_VSRC_EN, VDAT_DET, and DET_COMP, after which FSM control signals CHGDCTRL[6:0] are ignored, and charger detection hardware and the CHGR_DET pin are controlled by the software.

The CHGD_IDP_SRC_EN bit is not latched when the SW_CONTROL bit is set (for example, if the FSM is performing data-contact detection at the time the SW_CONTROL is set to 1, the CHGD_IDP_SRC_EN bit is unchanged — its default value is 0).

FSM Control Signals

Table 14. USB Charger Detect FSM I/O Control Signals

[Table](#page-49-0) 14 shows control signals used to control the charger detection analog block from the FSM. The bit number in the left-handed column indicates control bit position used in the charger detection state-machine. Both SERX comparator outputs (CHGD_SERX_DP, CHGD_SERX_DM) are available for register read in the VENDOR_SPECIFIC3 register.

MADC

Example:

The Monitoring Analog-to-Digital Convertor (MADC) enables the host processors to monitor analog signals using Analog-to-Digital Conversion (ADC). After the conversion is complete, the host processor reads the results of the conversion through the inter-integrated circuit $(I²C)$ interface.

The MADC has the following features:

- 10-bit ADC
- External input (ADCIN0)

- **www.ti.com** SWCS048E –MARCH 2010–REVISED MAY 2011
- Internal inputs (VBUS and battery voltage)
- MADC resource shared among multiple users, including system host processors and the internal USB
- Four ways of starting analog-to-digital (ADC) conversion
- Quarter-bit accuracy if the averaging function is used for modem-initiated real-time (RT) conversion requests
- Management of potential concurrent conversion requests and priority between different resource users
- Interrupt signal to the primary interrupt handler (PIH) module at the end-of-sequence of conversions
- Averaging feature to sample the input channel on four consecutive conversion cycles instead of once, and to provide the average value of four conversions

Because the MADC is shared by users, there are four ways to start the ADC conversion. Three of these requests can be triggered by external host processors, and one request is issued by USB:

- Hardware or RT conversion request: This request is initiated by the external host processor to request RT signal conversion. This conversion request is most useful when tied to a modem processor request for battery voltage level, in synchronization with a signal frame boundary. The host processor can request conversion on all ADC input channels using this conversion request.
- SW1 software conversion request: This request can be initiated by the first external host processor to request non-RT conversions. This request is also called an asynchronous or GP conversion (GPC) request.
- SW2 software conversion request: This request can be initiated by the second external host processor to request non-RT conversions. This request is also called an asynchronous or GPC request.
- USB conversion request: This is a GPC request triggered by the USB through TPS65921 internal signals. This conversion request is for the ADCIN12 channel.

It is possible to delay the conversion by programming the acquisition time (ACQUISITION register).

JTAG INTERFACES

The TPS65921 JTAG TAP controller handles standard IEEE JTAG interfaces. This section describes the timing requirements for the tools used to test the TPS65921 power management.

The JTAG/TAP module provides a JTAG interface according to IEEE Std1149.1a. This interface uses the four I/O pins TMS, TCK, TDI, and TDO. The TMS, TCK, and TDI inputs contain a pullup device, which makes their state high when they are not driven. The output TDO is a 3-state output, which is high impedance except when data are shifted between TDI and TDO.

- TCK is the test clock signal.
- TMS is the test mode select signal.
- TDI is the scan path input.
- TDO is the scan path output.

TMS and TDO are multiplexed at the top level with the CPIO0 and CPIO1 pins. The dedicated external TEST pin switches from functional mode (GPIO0/GPIO1) to JTAG mode (TMS/TDO). The JTAG operations are controlled by a state-machine that follows the IEEE Std1149.1a state diagram. This state-machine is reset by the TPS65921 internal power-on reset. A test mode is selected by writing a 6-bit word (instruction) into the instruction register and then accessing the related data register.

Keyboard

The keyboard is connected to the chip using:

- KBR (7:0) input pins for row lines
- KBC (7:0) output pins for column lines

[Figure](#page-51-0) 26 shows the keyboard connection.

FXAS NSTRUMENTS

SWCS048E –MARCH 2010–REVISED MAY 2011 **www.ti.com**

SWCS048-028

Figure 26. Keyboard Connection

When a key button of the keyboard matrix is pressed, the corresponding row and column lines are shorted together. To allow key press detection, all input pins (KBR) are pulled up to VCC and all output pins (KBC) driven to a low level.

Any action on a button generates an interrupt to the sequencer.

The decoding sequence is written to allow detection of simultaneous press actions on several key buttons.

The keyboard interface can be used with a smaller keyboard area than 8×8 . To use a 6×6 keyboard, KBR(6) and KBR(7) must be tied high to prevent any scanning process distribution.

PACKAGING INFORMATION

Table 15. TPS65921 Nomenclature Description

(1) Blank in the symbol or part number are collapsed so there are no gaps between characters.
(2) Initial silicon version is ES1.0; first revision can be named ES2.0, ES1.1, or ES1.01 dependi Initial silicon version is ES1.0; first revision can be named ES2.0, ES1.1, or ES1.01 depending on the level of change. NOTE: Device name maximum is 10 characters.

Thermal Characteristics

Table 16. TPS65921 Thermal Resistance Characteristics

(1) The board types are defined by JEDEC (reference JEDEC standard JESD51-9, Test Board for Area Array Surface Mount Package Thermal Measurements).

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

www.ti.com 27-May-2011

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQZ (S-PBGA-N120)

PLASTIC BALL GRID ARRAY

- Α. All linear dimensions are in millimeters.
- **B.** This drawing is subject to change without notice. Falls within JEDEC MO-225
- C. Falls within JEDEC MO-225
D. This package is lead-free.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated